Reversible logic is one of the most vital issue at present time and it has different areas for its application, those are low power CMOS, quantum computing, nanotechnology, cryptography, optical computing, DNA computing, digital signal processing (DSP) 
Introduction
Energy dissipation is an important consideration in VLSI design. Reversible logic was first related to energy when Landauer states that information loss due to function irreversibility leads to energy dissipation [1] .This principle is further supported by Bennett that zero energy dissipation can be achieved only when the circuit contains reversible gates [2] .Information is lost when the input vector cannot be uniquely recovered from its output vectors. Reversible logic circuits naturally take care of heating since in a reversible logic every input vector can be uniquely recovered from its output vectors and therefore no information is lost. According to [2] zero energy dissipation would be possible only if the network consists of reversible gates. Thus reversibility will become an essential property in future circuit design. Reversible circuits are also interesting because the loss of bits of information implies energy loss [2] . Younis and Knight [3] showed that some reversible circuits can be made asymptotically energy-lossless if their delay is allowed to be arbitrarily large. However, reversible logic is suffering from two problems. Firstly, there is a lack of technologies with which to build reversible gates. Work is certainly continuing in this area. Secondly, while there is much research into how to design combinational circuits using reversible logic, there is little in the area of sequential reversible logic implementations. There is no limitation inherent to reversible logic preventing the design of sequential circuits; in fact when Tommaso Toffoli first characterized reversible logic in his 1980 work Reversible Computing [4] he stated that "Using invertible logic gates, it is ideally possible to build a sequential computer with zero internal power dissipation. ''To establish the relevance of reversible and quantum computing it seems appropriate to note that the VLSI industry is moving at high speed towards miniaturization. With miniaturization it faces two issues: i) A considerable amount of energy gets dissipated in VLSI circuits and ii) the size of the transistors are approaching the quantum limits where tunneling and other quantum phenomena are likely to appear. Thus, we need a superior technology that can circumvent these problems. This paper presents a new 4*4 reversible logic gate that is BME gate. BME gate is a universal in the sense that it can be used to synthesize any arbitrary Boolean function. It is shown that a RS and D Flip-Flop can be realized using proposed reversible logic gate and Peres gate. The presented design reduces the number of gates and the number of garbage outputs.
Reversible Logic Synthesis and Others Definition 2.1
A circuit is reversible if it maps each input vector into a unique output vector and vice versa.
Definition 2.2
Reversible Gates are circuits in which number of outputs is equal to the number of inputs and there is a one to one correspondence between the vector of inputs and outputs [5] , [10] and [12] . A reversible circuit should be designed using minimum number of reversible logic gates. From the point of view of reversible circuit design, there are many parameters for determining the complexity and performance of circuits [6] , [7] , [8] and [11] .
Definition 2.3
Garbage output refers to the number of inputs that are to be maintained constant at either 0 or 1 in order to synthesize the given logical function [12] .
Definition 2.4
Quantum cost refers to the cost of the circuit in terms of the cost of a primitive gate. It is calculated knowing the number of primitive reversible logic gates (1*1 or 2*2) required to realize the circuit. The quantum cost of a circuit is the minimum number of 2*2 unitary gates to represent the circuit keeping the output unchanged. The quantum cost of a 1*1 gate is 0 and that of any 2*2 gate is the same, which is 1 [19] . So, the quantum cost of a 2*2 Feynman gate is 1. Again, the quantum cost of a 3*3 Toffoli, Fredkin, Peres and New gate is 5, 5, 4 and 11 respectively [20] [21] [22] .
Definition 2.5
Flexibility refers to the universality of a reversible logic gate in realizing more functions [12] .
Definition 2.6
Gate Level refers to the number of levels in the circuit which are required to realize the given logic functions [12] .
Definition 2.7
Hardware Complexity refers to the total number of logic operation in a circuit. Means the total number of AND, OR and EXOR operation in a circuit [9] and [12] .
Major Several Reversible Logic

Feynman Gate
It is a 2*2 Feynman gate [13] . The input vector is I (A, B) and the output vector is O(P, Q). The outputs are defined by P=A, Q=A⊕B. Quantum cost of a Feynman gate is 1. Figure 1 shows a 2*2 Feynman gate. 
Double Feynman Gate (F2G)
It is a 3*3 Double Feynman gate [14] .The input vector is I (A, B, C) and the output vector is O (P, Q, R). The outputs are defined by P = A, Q=A⊕B, R=A⊕C. Quantum cost of double Feynman gate is 2. 
Toffoli Gate
It is a 3*3 Toffoli gate [6] The input vector is I(A, B, C) and the output vector is O(P,Q,R). The outputs are defined by P=A, Q=B, R=AB⊕C. Quantum cost of a Toffoli gate is 5. Figure 3 
Fredkin Gate
It is a 3*3 Fredkin gate [7] . The input vector is I (A, B, C) and the output vector is O(P, Q, R). The output is defined by P=A, Q= A ഥ B⊕AC and R= A ഥ C⊕AB. Quantum cost of a Fredkin gate is 5. Figure 4 shows a 3*3 Fredkin gate. 
Peres Gate
It is a 3*3 Peres gate [15] . The input vector is I (A, B, C) and the output vector is O (P, Q, R). The output is defined by P = A, Q = A⊕B and R=AB⊕C. Quantum cost of a Peres gate is 4. Figure 5 shows a 3*3 Peres gate. 
Double Peres gate
It is a 4*4 Double Peres Gate [16] . The input vector is I(A,B,C,D) and the output vector is O(P,Q,R,S).The output is defined by P=A,Q=A⊕B,R=A⊕B⊕D and S=(A⊕B)D⊕AB⊕C. 
Related Work
RS Flip-Flop Designs
Thapliyal [18] proposed reversible clocked RS Flip-Flop which is a direct realization of conventional irreversible circuit realized. His design is costly because it incorporated two New gates whose quantum cost is higher than other reversible gates which is mentioned at Section 2 in Definition 2.4. Moreover, the design contained a single fan-out which is forbidden in strict reversible sense [23] .Ashis [17] proposed design perform NAND operations using a single 3*3 Peres gate instead of using Fredkin gate, his design less costly reversible S R Flip-Flop using the Peres gate.Since the design of Thapliyal [18] consists of two New gates and the quantum cost of each New gate is 11, so the overall design cost increased. Moreover Ashis [17] realization contained two redundant Feynman gates. But Ashis [17] design is less costly in terms of number of gates, garbage bits and quantum costs than Thapliyal [18] design.
D Flip-Flop Designs
Thapliyal [18] proposed a reversible clocked D Flip-Flop that is also costly because it contained four New gates. Moreover a fanout can be seen in the design. Ashis [17] proposed design of reversible clocked D Flip-Flop employs the proposed S R latch. The clocked D Flip-Flop is efficient to use in designing reversible memory circuits because of its superiority over the existing one [18] in terms of number of gates, garbage bits and quantum cost.
Proposed Reversible Logic Gate
We have proposed a new 4*4 reversible logic gate named BME gate. The input vector is I(A,B,C,D) and the output vector is O(P,Q,R,S).The output is defined by P=A, Q=AB⊕C, R=AD⊕C and S= A ഥ B⊕C⊕D. The block diagram of BME gate is shown in Figure 7 . We can verify our BME gate by the truth table that the output and input vectors have one to one mapping between them which satisfies the condition of reversibility of a gate. We can see that from Table 1 that the 16 different input and output vectors are unique means they have one to one mapping between them. So, BME gate satisfies the condition of reversibility.
Proposed Design of Reversible RS Flip-Flop
The RS Flip-Flop can be mapped with one BME and two Peres gate. The BME gate needs E, S, 1 and R inputs respectively in 1 Figure 8 . From Table 2 we can see that the design is better than the design [17] and [18] .Here, we need only 3 gates and 4 garbage outputs. So, the design is optimized than the design of [17] and [18] in terms of no of gates and garbage outputs. Figure 9 . From Table 3 we can see that the design is better than the design [17] and [18] .Here, we need only 3 gates and 4 garbage output. So, the design is optimized than the design of [17] and [18] in terms of no of gates and garbage outputs.
Evaluation of Proposed RS Flip-Flop
Evaluation of Proposed design of D Flip-Flop using Proposed RS Flip-Flop
Conclusions
The proposed reversible design is utilized for efficiently designing RS and D Flip-Flop. As, FlipFlips are most important memory elements and used in several circuits like RAM, Logic Blocks of FPGA. We have seen by comparing the existing design with our proposed design that the proposed design is less costly in terms of number of gates and number of garbage outputs. The proposed design is highly optimized. So, this proposed gate can contribute significantly in the reversible logic community. Thus, the resulting reversible sequential circuits are more cost competent. 
